Substitute for Form 1449A/PTO (Modified) (use as many sheets as necessary)	Attorney Docket No.: 1207.P001C5	Application Number: ~~Not yet assigned~~ 10/692,880
	First Named Inventor: Benjamin S. Ting	
	Filing Date: Herewith 10/23/2003	

U.S. PATENT DOCUMENTS

Exam. Initial*	Cite No.[1]	U.S. Patent Document Number Code[2]	Kind (If known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		~~Re 34,363~~		~~Freeman~~	~~8/31/93~~	
		~~4,020,469~~		~~Manning~~	~~4/26/77~~	
		~~4,661,901~~		~~Veneski~~	~~4/28/87~~	
		~~4,700,187~~		~~Furtek~~	~~10/13/87~~	
		~~4,720,780~~		~~Dolecek~~	~~1/19/88~~	
		~~4,736,333~~		~~Mead, et al.~~	~~4/5/88~~	
		~~4,758,745~~		~~Elgamal~~	~~7/19/88~~	
		~~4,847,612~~		~~Kaplinsky~~	~~7/11/89~~	
		~~4,870,302~~		~~Freeman~~	~~9/26/89~~	
		~~4,912,342~~		~~Wong, et al.~~	~~3/27/90~~	

Considered on 9-22-05

FOREIGN PATENT DOCUMENTS

Exam. Initial*	Cite No.[1]	Foreign Patent Document Office[3]	Number[4]	Kind Code[5] (If known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]
JSL		PCT	9208286			5/14/92		
		EPO	0415542			3/6/91		
		PCT	9410754			5/11/94		
JSL		UK	2180382			3/25/87		

Examiner Signature	James Sun Tso	Date Considered	11-8-05

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1]Unique citation designation number. [2]See attached Kinds of U.S. Patent Documents. [3]Enter Office that issued the document, by the two-letter code (WIPO Standard S.3). [4]For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. [5]Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. [6]Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.

Substitute for Form 1449A/PTO (Modified) (use as many sheets as necessary)	Attorney Docket No.: 001207.P001C5	Application Number: 10/692,880 ~~Not yet assigned~~
Examiner: Le, Don P. Art Unit: 2819 Confirmation No.: 2347	First Named Inventor: Benjamin S. Ting Filing Date: Herewith 10/23/2003	

OTHER ART - NO PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	Translation[2]
JSL		SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits," Contract No. AF 19 (628) 2907, Project No. 4645, Task No. 464504, Final Report, November 30, 1965.	
		ATMEL Field Programmable Arrays, AT 6000 Series, 1993, p. 1-16.	
		Altera Corporation Date Sheet, Flex EPF81188 12,000 Gate Programmable Logic Device, September 1992, Ver. 1, pp. 1-20.	
		SHOUP, R. G., "Programmable Cellular Logic Arrays," Abstract, Ph.D. Dissertation, Carnegie Mellon University, Pittsburgh, PA, March 1970, (partial) pp. ii-121.	
		BRITTON, et al., "Optimized Reconfigurable Cell Array Architecture for High-Performance Field Programmable Gate Arrays," Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, 1993, pp. 7.2.1. - 7.2.5.	
		BUFFOLI, E., et al., "Dynamically Reconfigurable Devices Used to Implement a Self-Tuning, High Performances PID Controller," 1989 IEEE, pp., 107-112.	
		DEVADES, S., et al., "Boolean Decomposition of Programmable Logic Arrays," IEEE 1988, pp. 2.5.1 - 2.5.5.	
		VIDAL, J. J., "Implementing Neural Nets with Programmable Logic," IEEE Transactions on Acoustic, Speech, and Signal Processing, Vol. 36, No. 7, July 1988, pp. 1180-1190.	
		LIU, D.L., et al., "Design of Large Embedded CMOS PLA's for Built-In Self-test," IEEE Transactions on Computed-Aided Design, Vol. 7, No. 1, January 1988, pp. 50-53.	
JSL		SUN, Y., et al., "An Area Minimizer for Floorplans with L-Shaped Regions," 1992 International Conference on Computer Design, 1992 IEEE, pp. 383-386.	

Examiner Signature	James Pun	Date Considered	11-8-05

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

[1]Unique citation designation number. [2]Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.

Substitute for F rm 1449A/PTO (Modified) (use as many sheets as necessary)	Attorney Docket No.: 1207.P001C5	Application Number: ~~Not yet assigned~~ 10/692,880
	First Named Inventor: Benjamin S. Ting	
	Filing Date: Herewith 10/23/2003	

OTHER ART - NO PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	Translation[2]
JSR		Minnick, R.C., "A Survey of Microcellular Research", Vol. 14, No. 2, 4/1967, pp. 203-241.	
		Cliff, et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device", IEEE '93 pp. 7.3.1-7.3.5.	
		Xilinx, "The Programmable Gate Array Data Book", 1992.	
		Wescon '93, pp. 321-326.	
JSR		Wescon '93, pp. 310-320.	

Examiner Signature	James Rutherford	Date Considered	11-8-05

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

[1]Unique citation designation number. [2]Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.